Home Neural Network Nios V, FIFO 8 bit width, altera_avalon_fifo_read_level

Nios V, FIFO 8 bit width, altera_avalon_fifo_read_level

0
Nios V, FIFO 8 bit width, altera_avalon_fifo_read_level

[ad_1]

I’ve a venture inbuilt 22.1 Customary, that has a fifo with an 8 bit width:

fifo_options.jpg

I can learn from my Nios V utilizing the altera_avalon_fifo_read_level operate, 1 byte at a time.  Every time I name it the extent drops by 1.  It really works as anticipated.

After I rebuild the venture in 23.1 Customary, the altera_avalon_fifo_read_level operate now reads 4 gadgets at a time and returns a 32 bit int.  The extent drops by 4 every name.

There’s a warning saying Nios II solely helps 32-bit, and that you will must “entry the registers straight”.  I do not know what meaning.

I attempted:

int pattern = IORD_8DIRECT(IPMB_FIFO_OUT_BASE, ALTERA_AVALON_FIFO_DATA_REG);

Whereas it returns 1 byte it additionally drops the extent by 4.

 

How do I make 23.1 work like 22.1?

 

-Andy

[ad_2]